Chip-Scale Packaging Applied to CMOS Sensor
Photobit Corp. of Pasadena, Calif., and
ShellCase Ltd. of Jerusalem have implemented wafer-level chip-scale packaging for complementary metal oxide semiconductor (CMOS) digital imaging sensors. ShellCase's ShellOP process encases the imager die with glass plates and an optically clear epoxy. The package can be assembled to a PC board with standard surface-mount technology.
Nick Doudoumopoulos, president of Photobit, said that qualification of the sensors was progressing satisfactorily and that his company's PB-100 and PB-300 chips are candidates to receive the technology. The optoelectronic devices are expected to have applications in cell phone videoconferencing and other low-cost mobile imaging systems.
LATEST NEWS
- Exail Signs LLNL Contract, Partners with Eelume
Apr 26, 2024
- Menlo Moves U.S. HQ: Week in Brief: 4/26/2024
Apr 26, 2024
- Optofluidics Platform Keys Label-, Amplification-Free Rapid Diagnostic Tool
Apr 25, 2024
- DUV Lasers Made with Nonlinear Crystals Enhance Lithography Performance
Apr 25, 2024
- Teledyne e2v, Airy3D Collaborate on 3D Vision Solutions
Apr 24, 2024
- One-Step Hologram Generation Speeds 3D Display Creation
Apr 24, 2024
- Innovation Award Winners for Laser Technology Honored in Aachen
Apr 23, 2024
- Intech 2024: AI Arrives on the Shop Floor
Apr 22, 2024